

## CLAIMS

1. (Canceled)
2. (Previously Presented) A system according to claim 8 including a TDM switch output enable signal for controlling the read or write operations.
3. (Previously Presented) A system according to claim 8 including a least significant bit signal disabling the read or write operations for a least significant bit for each time slot in the TDM data stream.
4. (Currently Amended) A system according to claim 8 including ~~for controlling a FIFO,~~  
comprising:
  - ~~a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value; and~~
  - a clock position signal that enables the FIFO read or write operations for a single clock period of a TDM clock.
5. (Currently Amended) A system according to claim 8 including ~~for controlling a FIFO,~~  
comprising:
  - ~~a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value; and~~
  - a clock synchronization circuit for synchronizing a FIFO serial read or write enable with a serial interface clock.
6. (Previously Presented) A system for controlling a FIFO, comprising:
  - a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value; and

depth logic that varies a half\_full FIFO threshold and a full FIFO threshold according to the number of channels used in the TDM data stream.

7. (Currently Amended) A system for controlling a FIFO, comprising:

a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value, wherein the a depth logic identifies ranges for the number of channels used in the TDM data stream and doubles ~~the a~~ half\_full threshold and ~~the a~~ full threshold for each higher range.

8. (Previously Presented) A system for controlling a FIFO, comprising:

a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value, wherein the controller comprises a state machine operating between different FIFO read or write states depending upon when data in the FIFO reaches the data threshold levels.

9. (Original) A system according to claim 8 wherein the state machine operates in a normal state where both a FIFO read enable and a FIFO write enable are activated when the FIFO has not reached a full or empty threshold.

10. (Currently Amended) A system according to claim 9 wherein the state machine operates in a FILL state where the FIFO read enable is deactivated and the FIFO write enable is activated when the FIFO has reached ~~an~~ the empty threshold.

11. (Currently Amended) A system according to claim 10 wherein the state machine operates in a DEplete state where the FIFO read enable is activated and the FIFO write enable is deactivated when the FIFO has reached ~~a~~ the full threshold.

12. (Original) A system according to claim 11 wherein the state machine generates an interrupt signal whenever the FIFO is in the FILL or DEplete state.

13. (Currently Amended) A system according to claim 8 including for controlling a FIFO, comprising:

a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value; and

a TDM switch coupled to a first FIFO port and an external interface coupled a second FIFO port.

14. (Previously Presented) A system according to claim 8 wherein the controller is used in a network processing circuit.

15. (Previously Presented) A system for controlling a FIFO, comprising:

a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value; and

a loop back circuit that enables data from a TDM to serial FIFO to feed data back into a Serial to TDM FIFO.

16. (Original) A system according to claim 15 wherein the loop back circuit includes a first multiplexer for receiving serial input streams, a second multiplexer for receiving serial receive clocks, and a third multiplexer for receiving serial transmit clocks.

17. (Previously Presented) A system for controlling a FIFO, comprising:

a controller receiving a channel value indicating a number of channels used in a TDM data stream for transferring data, the controller varying data fill level threshold levels in the FIFO used for enabling read or write operations according to the number of channels value; and

a count value indicating a data level for the FIFO, the controller using each increasingly significant bit in the count value to identify a half\_full and full threshold for an increasing channel value range.

18. (Previously Presented) A system according to claim 8 wherein the TDM data stream is a T1 or E1 data stream and the channels are DS0 time slots.

19. (Canceled)

20. (Canceled)

21. (Previously Presented) A method for controlling how data is transferred in and out of a buffer, comprising:

- identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

- determining one or more data fill level threshold values in the buffer according to the time slot value;

- controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values;

- assigning different data threshold values for different time slot value ranges; and

- doubling the data threshold values for each increasingly higher time slot value range.

22. (Previously Presented) A method for controlling how data is transferred in and out of a buffer, comprising:

- identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

- determining one or more data fill level threshold values in the buffer according to the time slot value;

- controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values;

- assigning different data threshold values for different time slot value ranges; and

- receiving a count value representing the data fill level in the buffer; and

- assigning the data fill level threshold values so that one bit in the count value is used for identifying a half full threshold for each one of the time slot value ranges and one bit in the count value is used for identifying a full threshold for each one of the time slot value ranges.

23. (Previously Presented) A method according to claim 21 including controlling writing or reading in the buffer according to an output enable from a TDM switch.

24. (Previously Presented) A method for controlling how data is transferred in and out of a buffer, comprising:

- identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

- determining one or more data fill level threshold values in the buffer according to the time slot value;

- controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values; and

- using a first buffer for writing in serial data and reading out channelized data and using a second buffer for writing in channelized data and reading out serial data.

25. (Original) A method according to claim 24 including assigning different data fill level threshold values for the first and second buffer according to the number of time slots used in each frame for the channelized data read out of the first buffer and written into the second buffer.

26. (Currently Amended) A method according to claim 24 including maintaining separate states for both the first and second buffer, the states including a FILL state when the data level reaches an empty threshold, a NORMAL state when the data level is between a full threshold and the empty threshold, and a DEplete state where the data level reaches a the full threshold.

27. (Original) A method according to claim 26 including:

- activating a buffer read enable signal and a buffer write enable signal in the NORMAL state;

- deactivating the buffer read enable signal and activating the buffer write enable signal in the FILL state; and

- activating the buffer read enable signal and deactivating the buffer write enable signal in the DEplete state.

28. (Original) A method according to claim 24 including reading out serial data from the second buffer and writing the serial data back into the first buffer.
29. (Original) A method according to claim 28 including generating a serial clock for both writing the serial data into the first buffer and reading the serial data out from the second buffer.
30. (Original) A method according to claim 29 including phase locking a frequency of the serial clock to a TDM clock.
31. (Original) A method according to claim 30 including controlling the serial clock according to a number of channels (N) and a  $N \times 56K$  or  $N \times 64K$  mode register value.
32. (Canceled)
33. (Canceled)
34. (Previously Presented) An electronic storage medium containing software for controlling how data is transferred in and out of a buffer, comprising:  
code for identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;  
code for determining one or more data fill level threshold values in the buffer according to the time slot value;  
code for controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values;  
code for assigning different data threshold values for different time slot value ranges; and  
code for doubling the data threshold values for each increasingly higher time slot value range.
35. (Currently Amended) An electronic storage medium containing software executable by one or more processors for controlling how data is transferred in and out of a buffer, comprising:

code for identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

code for determining one or more data fill level threshold values in the buffer according to the time slot value;

code for controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values;

code for assigning different data threshold values for different time slot value ranges; and

code for receiving a count value representing the data fill level in the buffer; and

code for assigning the data fill level threshold values so that one bit in the count value is used for identifying a half full threshold for each one of the time slot value ranges and one bit in the count value is used for identifying a full threshold for each one of the time slot value ranges.

36. (Previously Presented) An electronic storage medium according to claim 34 including code for controlling writing or reading in the buffer according to an output enable from a TDM switch.

37. (Currently Amended) An electronic storage medium containing software executable by one or more processors for controlling how data is transferred in and out of a buffer, comprising:

code for identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

code for determining one or more data fill level threshold values in the buffer according to the time slot value;

code for controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values; and

code for using a first buffer for writing in serial data and reading out channelized data and using a second buffer for writing in channelized data and reading out serial data.

38. (Original) An electronic storage medium according to claim 37 including code for assigning different data fill level threshold values for the first and second buffer according to the number of time slots used in each frame for the channelized data read out of the first buffer and written into the second buffer.

39. (Currently Amended) An electronic storage medium according to claim 37 including code for maintaining separate states for both the first and second buffer, the states including a FILL state when the data level reaches an empty threshold, a NORMAL state when the data level is between a full threshold and the empty threshold, and a DEplete state where the data level reaches a the full threshold.

40. (Original) An electronic storage medium according to claim 39 including:  
code for activating a buffer read enable signal and a buffer write enable signal in the NORMAL state;  
code for deactivating the buffer read enable signal and activating the buffer write enable signal in the FILL state; and  
code for activating the buffer read enable signal and deactivating the buffer write enable signal in the DEplete state.

41. (Original) An electronic storage medium according to claim 37 including code for reading out serial data from the second buffer and writing the serial data back into the first buffer.

42. (Original) An electronic storage medium according to claim 41 including code for generating a serial clock for both writing the serial data into the first buffer and reading the serial data out from the second buffer.

43. (Original) An electronic storage medium according to claim 42 including code for phase locking a frequency of the serial clock to a TDM clock.

44. (Original) An electronic storage medium according to claim 43 including code for controlling the serial clock according to a number of channels (N) and a  $N \times 56K$  or  $N \times 64K$  mode register value.

45. (Canceled)



46. (Canceled)

47. (Previously Presented) A system for controlling how data is transferred in and out of a buffer, comprising:

- means for identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

- means for determining one or more data fill level threshold values in the buffer according to the time slot value;

- means for controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values;

- means for assigning different data threshold values for different time slot value ranges;

and

- means for doubling the data threshold values for each increasingly higher time slot value range.

48. (Previously Presented) A system for controlling how data is transferred in and out of a buffer, comprising:

- means for identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

- means for determining one or more data fill level threshold values in the buffer according to the time slot value;

- means for controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values;

- means for assigning different data threshold values for different time slot value ranges;

and

- means for receiving a count value representing the data fill level in the buffer; and

- means for assigning the data fill level threshold values so that one bit in the count value is used for identifying a half full threshold for each one of the time slot value ranges and one bit in the count value is used for identifying a full threshold for each one of the time slot value ranges.

49. (Previously Presented) A system according to claim 47 including means for controlling writing or reading in the buffer according to an output enable from a TDM switch.

50. (Previously Presented) A system for controlling how data is transferred in and out of a buffer, comprising:

- means for identifying a time slot value for a number of time slots used for receiving or transmitting data in a frame;

- means for determining one or more data fill level threshold values in the buffer according to the time slot value;

- means for controlling when data is written into and read out of the buffer according to a data level in the buffer in relation to the data fill level threshold values; and

- means for using a first buffer for writing in serial data and reading out channelized data and using a second buffer for writing in channelized data and reading out serial data.

51. (Original) A system according to claim 50 including means for assigning different data fill level threshold values for the first and second buffer according to the number of time slots used in each frame for the channelized data read out of the first buffer and written into the second buffer.

52. (Currently Amended) A system according to claim 50 including means for maintaining separate states for both the first and second buffer, the states including a FILL state when the data level reaches an empty threshold, a NORMAL state when the data level is between a full threshold and the empty threshold, and a DEplete state where the data level reaches a the full threshold.

53. (Original) A system according to claim 52 including:

- means for activating a buffer read enable signal and a buffer write enable signal in the NORMAL state;

- means for deactivating the buffer read enable signal and activating the buffer write enable signal in the FILL state; and

means for activating the buffer read enable signal and deactivating the buffer write enable signal in the DEplete state.

54. (Original) A system according to claim 50 including means for reading out serial data from the second buffer and writing the serial data back into the first buffer.

55. (Original) A system according to claim 54 including means for generating a serial clock for both writing the serial data into the first buffer and reading the serial data out from the second buffer.

56. (Original) A system according to claim 55 including means for phase locking a frequency of the serial clock to a TDM clock.

57. (Original) A system according to claim 56 including means for controlling the serial clock according to a number of channels (N) and an  $N \times 56K$  or  $N \times 64K$  mode register value.